v {xschem version=3.4.4 file_version=1.2
*
* This file is part of XSCHEM,
* a schematic capture and Spice/Vhdl/Verilog netlisting tool for circuit
* simulation.
* Copyright (C) 1998-2023 Stefan Frederik Schippers
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA
}
G {}
K {type=subcircuit
function0="1 2 ^ ~"
verilog_format="xnor #(@risedel , @falldel ) @name ( @#0 , @#1 , @#2 );"
vhdl_format = "@@Z <= @@A xnor @@B after 0.1 ns;"
format="@name @pinlist @symname"
template="name=x1 risedel=400 falldel=300"
verilog_primitive=true
vhdl_primitive=true
}
V {}
S {}
E {}
L 4 45 0 60 0 {}
L 4 -40 -20 -26.875 -20 {}
L 4 -40 20 -26.875 20 {}
L 4 -25 -30 -5 -30 {}
L 4 -25 30 -5 30 {}
B 5 57.5 -2.5 62.5 2.5 {name=Z dir=out verilog_type=wire}
B 5 -42.5 -22.5 -37.5 -17.5 {name=A dir=in
goto=0 propag=0}
B 5 -42.5 17.5 -37.5 22.5 {name=B dir=in
goto=0 propag=0}
A 4 40 0 5 180 360 {}
A 4 -9.642857142857142 17.85714285714286 48.0818286351295 21.80140948635181 62.65738573560834 {}
A 4 -4.6875 -11.25 41.25118369513777 269.5659493678606 74.60789655596687 {}
A 4 -65 0 50 323.130102354156 73.7397952916881 {}
A 4 -72.5 0 50 323.130102354156 73.7397952916881 {}
T {@symname} -12.5 -12.5 0 0 0.2 0.2 {}
T {@name} -12.5 2.5 0 0 0.2 0.2 {}
